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dent of the choice of w provided we choose w great enough,
say w >16. A change in S will basically move the curves only
up and down; it will not affect the positions of their minima.
We notice again that increasing the bit size will decrease the
optimal choice of a. Comparing Figs. 6 and 10 we see that
content addressable memories should have smaller branching
ratios than random-access memories, For bl = 4, which seems
a reasonable figure, the optimal choice of a is 4.
V. CONCLUS1ON
We have presented a general method for analyzing the cost
and performance of recursively defined VLSI structures.
Parameters of any such structure may be optimized with re-
spect to time, area, or some combination of the two. While
we have chosen the area-time product, it is clear that some
other choice may be appropriate for any given application.
The results of this study indicate that as more processing
is available in each module at level zero, the optimal value of
a will decrease. A system with a = 4 wouId seem to be appro-
priate for memories in which substantial processing is comingled
with storage.
Very general arguments were used to generate the basic re-
cursive structure. For that reason it appears that a very large
fraction of VLSI computing structures will be designed in
this way. We have discussed two examples, one in which the
basic elements were bits of storage, and one with words of
storage at the lowest level. They gave rise to rather {lfferent
recursive structures. The way in which their area and time
measures were established should make it clear how to apply
these techniques
structures.
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Delay-Time Optimization for Driving and Sensing of
Signals on High-Capacitance Paths of
VLSI Systems
AMR M. MOHSEN, MEMBER,IEEE, AND CARVER A. MEAD
Abstracr–Transmissirnr of signals on large capacitance paths in a
VLSI system may result in substantial degradation of the overall sYs-
tem performance. In this paper minimization of the delay times as-
sociated with driving and sensing signals from large capacitance paths
by optimizing the fan-out factor of the driver stages, the gain of the
input sensing stages, and the path voltage swing are examined. Ex-
amples of driving signals on a high capacitance path with two driving
schemes are: a push-pull depletion-load driver chain and a fixed driver;
and of sensing signals with two sensing schemes: a single-ended deple-
tion-load inverter input stage and a batanced regenerative strobed
latch are presented. We conclude that minimum delay time is achieved
when the delay times of the successive stages of the driver chain, the
high capacitance path, and the input sensing stage are comparable.
A. M. Mohsen is with Intel Corporation, Santa Clara, CA, and the
California Institute of Technology, Pasadena,CA911 25.
C. A. Mead is with the Department of Computer Science, California
Institute of Technology, Pasadena, CA 91125.
In general, transmission time of signals in a system is minimized when
the delay times of the different stages of the system are comparable.
I. INTRODUCTION
THE OVERALL PERFORMANCE of VLSI systems maybe seriously degraded if signals need to be transmitted
from one part to other parts in the system across large capaci-
tance paths [1] . This large fan-out situation often occurs in
the case of control drivers that are required to drive a large
number of inputs to memory cells or logic-function blocks
across a chip, or in the case of sensing stored information from
small cells of large memory arrays. A similar and even more
serious problem is driving wires which go off the silicon chip
to other chips or input and output devices. In such cases, the
001 8-9200/79/0400-0462$00.75 @ 1979 IEEE
MOHSEN AND MEAD: DELAY TIME OPTIMIZATION ON HIGH CAPACITANCE PATHS 463
DRIVER CHAIN
r————. .. —____ ~
1
1.
*----”*PACITANWCGT! Tfc’ IT LOAD CL
L______ ––––––_l
Fig. 1. Driver chain driving a high capacitance load CL.
ratio of the capacitance that must be driven to the inherent
capacitance of a gate circuit on the chip is often many orders
of magnitude, causing a serious delay and degradation of sys-
tem performance.
In this paper we examine, in general terms, optimum means
of minimizing the delay time associated with transmitting in-
formation on large capacitance paths. In Section II, we ana-
lyze the driving of capacitive loads in the minimum possible
time. In Section III, we examine the driving and sensing cir-
cuits with minimum possible delay times. In Section IV, we
consider the sensing of signals on large capacitance lines driven
by freed sources. The general guidelines for designing the
driver and sensing circuits of signals on high capacitance paths
for minimum delay time are summarized in Section IV.
II. DRIVING LARGE CAPACITIVE LOADS
Consider how we may drive a capacitive load CL in the
minimum possible time. Let us assume we are starting with
a signal Vi at the input of an elementary driver of input capaci-
tance CG. The elementary driver can be a simple static inver-
ter or a dynamic clocked driver. Define the ratio of the load
capacitance to the input capacitance CL/CG as Y. It seems
intuitively clear that the optimum way to drive a large capaci-
tance is to use the elementary driver to drive a larger driver
and that larger driver to drive a still larger driver until at some
point the larger driver is able to drive the load capacitance
directly, as shown in Fig. 1. Let the delay time associated
with the elementary driver driving a similar driver be 7Dr.
Thus the delay associated with the elementary driver driving
a larger driver by a factor f is f~D~. If fV such stages are used,
each larger than the previous by a factor ~, then the total delay
of the driver chain r~h is given by
7Ch= ~fTD1 . (1)
Also, the capacitance ratio Y is related to iV and f by
Y=fN, in Y= fVln~. (2)
Substituting (2) into (1)
[1f~Ch=ln Y“ — TDr.in f (3)
Thus the total delay is always proportional to in Y as a result
of the exponential growth in successive stages of the driver.
The multiplicative factor f/in (f) is plotted as a function off
in Fig. 2 normalized to its minimum value e, Total delay time
is minimized when each stage is larger than the previous one
by a factor of e, the base of natural logarithms. Minimum
total delay ~Ch/min is giVen by
()CLTch/min ‘TDreln — .c~ (4)
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Fig. 3. Driver chain and output driver drives a high capacitance line
CL. Input stage receives input signal Vi to generate output voltage
v 0.
The minimum of the driver-chain delay in Fig. 2 is rather
broad with a relatively small delay-time penalty for fan-out
factor f above e.
III. DRIVING AND SENSING SIGNALS ON LARGE
CAPACITANCE LINES
Consider how we may minimize the time to transfer a signal
through a high capacitance line by optimizing the driver circuit
at one end of the line and the input sensing circuit at the other
end of the line. It has been shown previously that a driver
chain can be optimized to minimize the delay time required to
drive the line capacitance CL. We will consider below the imp-
lications of optimizing the input sensing circuit with the
driver circuit by examining the effect of the gain of the input
stage and the line voltage swing on the total delay time of
signal transmission on the high capacitance path.
In Fig. 3 the driver is made of a driver chain as described in
Section II, where the voltage swing is equal to the supply volt-
age, and an output driver that drives the large capacitance line
with a voltage swing equal to V;. The input stage senses the
signal at the other end of the line and generates an output volt-
age V. equal to the supply voltage. The input stage can be
a single-ended circuit or a differential regenerative or non-
regenerative circuit. The gain of the input stage G is defined as
(5)
The delay associated with the input stage sensing ri is a func-
tion of the input voltage swing Vi required to generate V@at
the output, i.e., it is a function of the input-stage gain
Input-Stage Delay = ~~(VJ. (6)
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Fig. 4. Delay time of driver stages r~h, output driver TL, and input
stage rj versus input-stage gain and input voltage swing.
For smaller F’i, the input stage sensing delay I-i is larger as
shown in Fig. 4. The functional relationship can be written as
‘Tj(l“j) = ‘T~~(Vi] (7)
where To is the characteristic transit time of the technology
(transit time across the channel in the MOS technology or
across the base in the bipolar technology).
The time required for the output driver to charge and dis-
charge the large capacitance line by a voltage Vi is given by
CL
7L=pi (8)
o
CL 1 1 TO
TL=——VO=CLRO~=~
10 G
(9)
where
RO = ~ and TO = CLRO. (10)
o
10represents the current (hiving capability of the output dri-
ver and is given [1] by
Io=cD~
T D~
(11)
where CD is the input capacitance of the output driver. The
minimum possible driver-chain delay, as shown in Section II,
is given by
CD
T& ‘rDreln ‘.
c~
(12)
If the input-stage circuit configuration is such that the input
voltage Vi is sampled and it is then clocked to amplify Vi to
VO, the total delay time 7D is approximately equal to the
driver-chain delay ~Ch plus the delay associated with driving
the large capacitance line TL plus the input stage sensing
TD = r~h+ ?L + Ti. (13)
AS shown in Appendix A, the above sum previously given still
represents approximately 7D for other input circuit configura-
tions if 7L ? ~i. Substituting in ( 13), we get
CD CL vi
TD ‘TDre h — + — TDr ~ +Ti(vi).
cc CD /J
(14)
An optimum value of CD results by putting the partial deriva-
tive (&D/~CD) = O, and is given by
CL Vj CL 1
cD/osrt= e v ~ ~.
—— .—. —
0
(15)
Substituting in ( 13),
~G /“~
The first term in ( 16) represents the delay in the driver chain
~Ch and the output driver ~L and is less than the delay TChin
(4), as the signal swing on the output lines is reduced by the
gain VO/Vi. Thus, the optimum output driver delay is equal
to the delay per stage of the driver chain. The delay times
are plotted in Fig. 4 versus Vj. By equating the partial deriva-
tive (&rD/~ Vi) = O, we get the optimum swing Vjlmin of the
line for minimum delay time r~
1
rr)~e
‘ilmin
a (Vilmin) = ()
+ avi
(17)
which defines Vilmin and by substituting in (16) results in the
minimum possible delay T~lmin for transferring a signal on
such a high capacitance path.
The input-stage delay Ti in (6) can be written as a monotonic
function of the gain G defined in (5)
()V.Ti = Tof ~ = Tog(c). (18)
The total delay time in (17) can also be written as a function
of the gain G
(19)
The dependence of Ti, (Tch + TL) and TD on the gain G is illus-
trated in Fig. 4.
If the input-stage circuit configuration is such that
?i = To(.@’, n>l (20)
then (19) reduces to
CL 1
TD ‘TDre hl ‘— — +roaGn.
CG G
(21)
Since the frequency bandwidth (13W) of the input sensing stage
is proportional to 1/Ti, (20) can be rewritten as
G“BW=
1
roaGn-l
(22)
Thus the input-stage sensing delay Ti dependence on the gain G
is a reformulation of the gain-bandwidth product of the input
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Fig. 5.Depletion-load-inverter input stage.
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Fig. 6. Input-output voltage characteristics of a depletion-load-inverter
input stage for different aspect ratios of the putl-down to pull-up
transistors.
stage, which is limited by the characteristic transit time of the
technology To. The minimum delay time occurs at
()rDre mGlmin = ~ ()nff TO l’nVjl~i~ = V. —eTD~
(23)
where ~ilmin is independent of the ratio of load capacitance to
gate capacitance (CL/C’G). The minimum possible delay
7Dlmin for transferring the signal through the high capacitance
path is given by
(24)
We consider below two numerical examples of a single-ended
depletion-load-inverter input stage and a differential regenera-
tive strobed-latched input stage.
A. Depletion-Load-In verter Input Stage
For the depletion-load MOS inverter input stage in Fig. 5,
the input-output characteristics for different aspect ratios
are shown in Fig. 6. The gain of the stage is given [2] by
F’.
= KG
Vj - Vth (25)
where r is the aspect ratios of the load and pull-down transi-
stors and K is a constant given by
where a is the body factor = ~=/COX); VBB is the sub-
state bias; VQ is the quiescent output voltage s ( VCc/2); and
~ is a constant. The input-stage delay is dominated by the rise
time of the stage and is given [1] by
(26)7j=4(o+p)70(r+ 1) =4(o+p)70r
where
O inverter output fan-out;
p parasitic to intrinsic gate capacitance;
TO transit time across gate of pull-down transistor, and is
given by
L L2
To.—=
v~ peff(v~- VJ
(27)
where
L gate length of the pull-down transistor;
v~ carrier drift velocity under the gate;
Peff effective carrier mobility;
(Vc - Vth) voltage drop across inversion layer in saturation.
Thus the relationship in (6) reduces to
EV:
‘i= ‘0 (vi- Vtl,)’
(28)
where E is a dimensionless constant equal to [4(0 + p)/K 2].
Assuming the voltage swing on the high capacitance path is
between Vth and Vi, the delay times for the depletion-load-
inverter input stage reduce to
CL (Vi - Vth)
TCh + TL = e7Dr in —
c~ V*
Vj
‘“= ‘oE (Vi - v~h)’
()
CL vi - Vth
7D = eTDr h —
CG VO ()V. 2+ro E Vj- v~~ “ (29)
In Fig. 7 Ti, (Tch t TL) and TD are plotted for a depletion-
load-inverter input stage with the following parameters: L =
4 pm; /.&ff % 500 cm2/V “ s; (VG - Vth)S4 V; To = 1/20 ns;
O + p = 5; k = 3; and E = 2.2. The driver chain consists of de-
pletion.load push-pull buffers with the following parameters:
P=5, To = 1/20 ns; r=4; r~r =20; r. = 1 ns; C~ =0.1 pF;
CL = 50 pF; CL/CG = 500. 7D has a minimum at
F2TOE(Vi - v~h)~i~ ‘~. e7Dr
where the values of ~i, (T& + 7L), To and G are given by
7~l~i* = 0.5 ~Dre
v’–
(?TDr
Glmin =
2TOE “
(30)
(31)
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Fig. 7. Delay tirue versus line voltage swing Vj and input-stage gain G
for a depletion-load push-pull driver chain driving 50-PF load and a
depletion-load-invertet input stage.
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Fig. 8. Regenerative bflanced strobed-latch input stage.
In Fig. 7 the delay of the driver chain is the dominant com-
ponent of the total delay time for input voltage swing VI >
0.8 V and input-stage gain G <8. The total delay time in-
creases logarithmically with the line voltage swing for line
voltage swings above the optimum value. The increase in TD
by increasing the voltage swing on the high capacitance line
from 1.4 to 5 V is only 15 percent. Therefore, in such cases
full supply-voltage swing on the high capacitance line provides
better immunity against interfering signals with a relatively
small delay-time penalty, However, increasing the input-stage
INPuT STAGE GAIN
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Fig. 9. Delay time versus line voltage swing Vi and input-stage gain G
for a depletion-load push-pull driver chain driving 50-PF load and a
regenerative balanced strobed-latch input stage.
gain by a factor of 3 from the optimum value increases the
total delay time 7D by about 50 percent. Irrespective of the
line-to-gate capacitance CL/CG, the minimum transmission
delay time r~ on the large capacitance line is achieved with a
driver-chain fan-out ~ equal to e and an input stage of sensing
delay rj, half the delay per stage of the driver chain (e7Dr)-
B. Strobed-Latch Input Stage
For the strobed-latch input stage in Fig. 8 the latching delay
time ri is inversely proportional to Viwith an optimum latch-
ing waveform and no off-side conduction [3] (as shown in
Appendix B). The delay times associated with t ransmissicm on
the high capacitance path with such an input stage are given by
The delay times are plotted in Fig. 9 for a strobed input latch
with the following parameters:
CS=O.lpF
f= 0.77 tox
70= 0.05 ns
‘700~ p= 12.6X 10-6 A/V2
VI=50V Vth=o.7V V2=46V
VO=5V 7Dr=lns CL=50pF
The total delay time has a minimum
Vi/mm = ~ ‘1 ,
CG=O.lpF
at
(33)
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where the delay times are given by
-e’D[’’’n(%%%)TDl~i~-
(34)
Similarly, in this case the increase in the total delay time 7*
for a voltage swing on the high capacitance path larger than
the optimum value is rather small. Also, minimum transmis-
sion delay TD across the high capacitance path is achieved with
a sensing delay r; of the input stage comparable to the delay
per stage of the driver chain e~D~.
IV. SENSING SIGNALS ON LARGE CAPACITANCE LINES
In many cases, the driver circuit at one end of the line is
limited by constraints that limit the driver optimization pre-
viously discussed. Such cases are often encountered in sensing
signals from small cells of large memory arrays. We consider
below how we may minimize the total delay time of signal
transmission on a high capacitance path with a fixed drive
source at one end by optimizing the gain of the input stage
and the line voltage swing.
In Fig. 10, the output driver is represented by a fixed cur-
rent source 10 which drives the large capacitance line CL with
a voltage swing equal to Vi.The input stage senses the input
signal at the other end of the line and generates an output volt-
age VO equal to the supply voltage. The total transmission
delay time 7D in this case is equal to the sum of the sensing
delay time ~i of the input stage and the line delay time r~ as-
sociated with the charging and discharging of the line capaci-
tance CL. Using (7) and (9), the delay time r~ is given by
(35)
If the input-stage delay ~i is given by (20),the minimum de-
lay time occurs at
[1
I/(n+1)
GlmiII = &
[–1
~aTo 1/(?s+ 1)
?“ji~i~ = V.
To
(36)
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Fig. 10. Fixed driver drives a high capacitance load CL. Input stage re-
ceives input signat Vi to generate output yoltage Vo.
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Fig, 11. Delay times versus line voltage swing Vi and input-stage gain G
for a fixed driver driving a large capacitance load with a drive-time
constant To = 125 ns, and a depletion-load-inverter input stage.
The minimum delay time TDlmin for transferring the signal
across the high capacity path is given by
[1
1
~~l~i~ = 1 + ~ ‘Llmin
= [l++’’kll’(n+l)
We consider below two numerical examples for a single-
ended depletion-load-inverter input stage and a differential
regenerative strobe d-latch input stage.
A. Depletion-Load-Inverter-Input Stage
For the depletion-load-inverter input stage in Fig. 6,, the
input delay time is given by
v:
Ti = TOE(Vj- Vth)’“
Assuming the voltage swing
(37)
on the high capacitance line CL
is between vi and Vth, the total delay time 7D reduces to
v: + T (Vi-1“’t~)
rD = 7oE (Vi - vth)’ 0 VO “
(38)
In Fig. 11, Ti, r~, and 7D are plotted for the following param-
eters:
L=4pm pe~~=500cm2/V”s (V.- vth)=4v
ro=l/20ns E= 2.2 cL=lpF Io =40@
To = 125ns.
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7D has a minimum at
[12TOE’13(v~-V,J= y V.o
where the values of Ti, TL, TD, and G are given by
-[(HT ‘E “3~‘i’min – 70 2TrJ
~Llmin = Z’r,flmin
[1TO 113Glmin = ~ . (39)
In Fig, 11, a minimum of TD at 22 ns exists at an input voltage
swing of 0.6 V, which is about a factor of 5 less than the delay
time 7D with full supply voltage swing. The minimum delay
time is achieved with the input-stage delay time ~i equal to
half the line delay time TL.
B. Strobed-Latch Input Stage
For the strobed-latch input stage with an optimum latching
waveform and no off-side conduction, the total delay time is
given by
()~+v.TD = ?_IJ ~ +Vj V~~ o (40)
The delay times are plotted in Fig. 12 for a strobed input latch
with the following parameters:
C~=O.lpF Cg=0.03pF f=?
~= 0.77 tox = 700A To = 0.05 ns
Vti=0.7V, V2=46V VO=5V
10 =40pA To = 125ns.
7D has a minimum at
J& 12
L., = 3,8
v~=50v
CL=lpF
Vilmin=
K
;: V.vi
where the values of Ti, rL, TD, and G are given by
‘ilmin ‘+’?%+?]
GTO V,~~lmin = To —7-0 V.
7Dlmin “O[2V?%+?I
Glmin=
r
70 VI
.—
TO V. “
(41)
In Fig 12 the minimum delay time 7D is 18.5 ns for Vi=0.3 V.
Similarly, in this case the minimum total delay time to trans-
mit the signal across the large capacitance line is achieved with
a line voltage swing and input-stage gain such that the sensing
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Fig. 12. Delay time versus line voltage swing Vi and input-stage gain G
for a fixed driver driving a large capacitance load with a drive-time
constant TO = 125 ns and a regenerative balanced strobed-latch input
stage.
delay Ti of the input stage is comparable to the line delay
time TL.
V. CONCLUSIONS
We have examined how to minimize the delay time asso-
ciated with the transmission of signals across large capacitance
paths by optimizing the driving and sensing circuits. In our
analysis we have considered the design of the driver and sens-
ing circuits in general terms by optimizing the fan-out of the
driver-stages chain, the gain of the input sensing circuit, and
the path voltage swing.
For driving large capacitive loads, we have found that the
drive delay time of a chain of successive drivers has a broad
minimum at a fan-out factor .f around e, the base of the nat-
ural logarithms. The delay times of each stage of the driver
chain are eqUal to e~D~, where rD~ is the delay time of a driver
driving a similar driver. This is a result of the exponential
growth of the drive capabilities of the successive stages of the
driver chain, At this minimum, the number of stages in the
driver chain is equal to the natural logarithm of the load ca-
pacitance to the gate capacitance CL/CG. The minimum
driver-chain delay time I-ch is equal to the delay per stage of
the driver chain er~r times the number of stages in (CL /CG).
For fan-out factor ~ larger than e, the relative delay time
penalty is relatively small,
Minimization of the total transmission time on a large ca-
pacitance path, in cases where the fan-out factor of the driver
chain, the gain of the input sensing stage, and the path voltage
swing can be optimized, have been examined. Minimum total
delay is achieved with a driver chain of fan-out f equal toe and
an input stage with an input sensing delay related to the delay
per stage of the driver chain according to the delay-time gain
characteristic of the input stage. Irrespective of the ratio of
the path-to-gate capacitance, the total delay time has a broad
minimum for line voltage swings above the optimum swing,
but a rather sharp minimum for input-stage gain above the
optimum gain. For line voltage swings above the optimum
vahre, the driver chain and line delay times are dominant and
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the total delay times increase logarithmically with the line
voltage swing. Therefore, in such cases full supply voltage
swing on the high capacitance line provides better noise im-
munity against interfering signals with a relatively small time
penalty. Delay times for push-pull depletion-load-driver stages
with a single-ended depletion-load-inverter input stage and
with a balanced regenerative strobed latch have been analyzed.
For a single-ended depletion-load-inverter input stage (delay
time ri~al I/(gain)z), the minimum total delay is achieved with
an input-stage delay Ti equal to one-half the delay per stage of
the driver chain e7~r. For a regenerative balanced strobed-
latch input stage (delay time 7i~aZ l/(gain)), minimum delay
time occurs when the input-stage delay Tj is comparable to
the delay per stage of the driver chain.
Minimization of the total transmission time on a large
capacitance path in cases where the driver is fixed and the line
voltage swing and the gain of the input stage can be optimized,
have been presented. Cases of fixed drivers of large capaci-
tance lines are encountered in sensing stored information from
memory cells of large arrays. Minimum total delay is achieved
with a line voltage swing and an input stage such that the line
delay time is related to the input sensing delay according to
the delay-time gain characteristics of the input stage. For a
single-ended depletion-load-inverter input stage (delay time
rj(xuZ 1/(gain)z ), the minimum total delay is achieved at a line
voltage swing and input-stage gain such that the input-stage
delay time ~i is half the line delay time r~. For a differential
regenerative balanced strobed-latch input stage (delay time
ri~at I /(gain)), the minimum total delay occurs when the in-
put-stage delay Ti is comparable to the line delay time t-~.
Deviations of the gain and line voltage swing by a factor of 2
from the minimum may increase the total delay time by as
much as 75 percent for the examples considered in this paper.
In general, we may conclude that a minimum transmission
time of signals in a system consisting of several stages is
achieved when the delay times of the different stages are com-
parable. For the case of driving and sensing signals from large
capacitance paths, minimum delay time is achieved when the
delay times of the successive stages of the driver chain, the high
capacitance path, and the input sensing stage are comparable.
APPENDIX A
The output of the input-stage circuit can be represented by a
source voltage VS that corresponds to the amplified undelayed
input voltage Vi to the stage and a delay Ti provided by a sim-
ple RC circuit as shown in Fig. 13(a). We show below that if
the input-stage delay ~i is less than the line delay 7L, the total
delay T* k approximately equal to the sum of the input stage
delay Ti and the line delay 7L.
In Fig. 13(b) the responses of the input-stage equivalent
circuit to a step, a ramp, and a sinusoidal input are shown.
For a step input
f>O VS= VO Vou~= VO[l - eXp(-L/TJ]. (A-l)
For a ramp input
t>o Vs=:vo Vout= (t-TJ— +n exp (- t/~i).
rL TL
(A-2)
?T
v~ $4
-lC
Ti = RC
(a)
#TL----+
(b)
Fig. 13. (a) Equivalent circuit of the input sensing stage. (b) The out-
put responses of the input stage to a step, a ramp, and a sinusoidal
input.
If r~ > Ti, then
~ ~=(t- 7i)V0
Ou
Tj
(A-3)
For a sinusoidal input
[1t>o vs=~ 1- COS; Vo.t=;
[ 1
- l-cosm O=mtan-’q. (A-4)
?-2 ‘R 7L
If -TL> ~i, then
[
?r(t-T;)
Vout+ l-cos — 1TL“ (A-5)
From (A-3) and (A-4), it is apparent that for 7L > ~i the out-
put voltage VoUt is delayed from the amplified undelayed in-
put voltage V~by the input stage delay ~i. Thus, in general, if
T~ < ~L, the total delay TD is the sum of the line delay TI, and
the input-stage delay Ti
TD = TL + Ti. (A-6)
APPENDIX B
Dynamic MOS regenerative latch sensors, as in Fig. 8, can
amplify a small initial imbalance Vi between the two internal
nodes D and G to a voltage difference comparable to the initial
power-supply voltage VO. For smaller initial voltage imbalance
the latch-up time is, in general, larger. For any given initial
imbalance Vi,there is an ideal latching waveform that mini-
mizes the latch time [3] . The initial imbalance represents the
sum of the real voltage imbalance and any threshold imbalance
of the MOS crosscoupled transistor pair. The general shape
of the optimum latching waveform is shown in Fig. 8.It con-
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sists of an initial step followed by a ramp of gradually increas-
ing slope to the final voltage value.
The internal latch nodes D and G are precharged to V..The
input voltage introduces an imbalance Vi on nodes D and G.
To minimize threshold imbalances and reduce power dissipa-
tion, the flip-flop load devices are turned off during Iatchup.
The latch-up waveform V~(t) can be selected such that no cur-
rent flows through the off-side during latchup to maximize the
final latched imbalance. However, coupling capacitances to
the off-side lower its final voltage and lowers the conduction
of the on transistor, thus increasing the latching time. The op-
timum latching waveform [3] consists of two portions given by
Vi-t/T
V~(t)= vi)- vth- — for t< twt
1- t[T
(B-1)
and
V.(t) = 1“~+ Vi.
where
c,
‘= (c.+q
2C,
T=pfzvi
c,
“ = /3fJ’-*h
Vt~- ~ {3+ exp [(t - tmt)/T1 ]}
for t> twt (B-2)
(B-3)
where C’, p, and Vth are the gate capacitance, current factors,
and threshold voltages of Z’l and T2 ; and C~ is the capacitance
of latch nodes D and G. The latch time Ti is given by
where To is the transit time across gate and is given by
(B-4)
(B-5)
Thus the total latch ~i is approximately inversely propor-
tional to the initial unbalance Vi.
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